


Please type a plus sign (+) inside this box →   
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.PTO/SB/05 (08-00)  
Approved for use through 10/31/2002 OMB 0651-0032  
U.S. Patent and Trademark Office, U S DEPARTMENT OF COMMERCE**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	1662-23400 (PD99-2862)
First Inventor	Harish G. PATIL et al.
Title	Branch Prediction Combining Static And Dynamic ...
Express Mail Label No.	EL705961401US

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☐ Applicant claims small entity status.  
See 37 CFR 1.27.
3. ☒ Specification [Total Pages 22 ]  
(preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross Reference to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to sequence listing, a table, or a computer program listing appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
4. ☒ Drawing(s) (35 U.S.C. 113) [ Total Sheets 2 ]
5. Oath or Declaration [ Total Pages 1 ]
  - a. ☒ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 CFR 1.63 (d))  
(for continuation/divisional with Box 17 completed)
  - i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
6. ☒ Application Data Sheet. See 37 CFR 1.76

**ADDRESS TO:** Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

7. ☐ CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)
8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - a. ☐ Computer Readable Form (CRF)
  - b. Specification Sequence Listing on:
    - i. ☐ CD-ROM or CD-R (2 copies); or
    - ii. ☐ paper
  - c. ☐ Statements verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

9. ☒ Assignment Papers (cover sheet & document(s))
10. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
11. ☐ English Translation Document (if applicable)
12. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
13. ☐ Preliminary Amendment
14. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
15. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
16. ☒ Other: \$786 Check

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:


<input type="checkbox"/> Continuation	<input type="checkbox"/> Divisional	<input type="checkbox"/> Continuation-in-part (CIP)	of prior application No. _____
Prior application information		Examiner _____	Group / Art Unit _____

For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.**18. CORRESPONDENCE ADDRESS**☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name	Conley, Rose & Tayon, P.C.				
Address	Jonathan M. Harris				
	P. O. Box 3267				
City	Houston	State	Texas	Zip Code	77253-3267
Country	USA	Telephone	(713) 238-8000	Fax	(713) 238-8008

Name (Print/Type)	Jonathan M. Harris	Registration No. (Attorney/Agent)	44,144
Signature			Date November 28, 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U S Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

# FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision

TOTAL AMOUNT OF PAYMENT (\$ ) 786.00

## Complete if Known

Application Number	NOT YET ASSIGNED
Filing Date	CONCURRENTLY HEREWITH
First Named Inventor	Harish G. PATIL et al.
Examiner Name	UNKNOWN
Group Art Unit	UNKNOWN
Attorney Docket No.	1662-23400 (PD99-2862)

## METHOD OF PAYMENT

1. ☐ The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to.

Deposit Account Number 03-2769

Deposit Account Name Conley, Rose &amp; Tayon, P.C.

☒ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17

☐ Applicant claims small entity status. See 37 CFR 1.27

2. ☒ Payment Enclosed:

☒ Check ☐ Credit card ☐ Money Order ☐ Other

## FEE CALCULATION

## 1. BASIC FILING FEE

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 710	201 355	Utility filing fee	710.00
106 320	206 160	Design filing fee	
107 490	207 245	Plant filing fee	
108 710	208 355	Reissue filing fee	
114 150	214 75	Provisional filing fee	

SUBTOTAL (1) (\$ ) 710.00

## 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
22	-20** = 2	18.00	36.00
3	-3** = -0-	80.00	00.00
Multiple Dependent		270.00	00.00

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103 18	203 9	Claims in excess of 20
102 80	202 40	Independent claims in excess of 3
104 270	204 135	Multiple dependent claim, if not paid
109 80	209 40	** Reissue independent claims over original patent
110 18	210 9	** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$ ) 36.00

\*\*or number previously paid, if greater, For Reissues, see above

## FEE CALCULATION (continued)

## 3. ADDITIONAL FEES

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for ex parte reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 390	216 195	Extension for reply within second month	
117 890	217 445	Extension for reply within third month	
118 1,390	218 695	Extension for reply within fourth month	
128 1,890	228 945	Extension for reply within fifth month	
119 310	219 155	Notice of Appeal	
120 310	220 155	Filing a brief in support of an appeal	
121 270	221 135	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,240	241 620	Petition to revive - unintentional	
142 1,240	242 620	Utility issue fee (or reissue)	
143 440	243 220	Design issue fee	
144 600	244 300	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	40.00
146 710	246 355	Filing a submission after final rejection (37 CFR § 1.129(a))	
149 710	249 355	For each additional invention to be examined (37 CFR § 1.129(b))	
179 710	279 355	Request for Continued Examination (RCE)	
169 900	169 900	Request for expedited examination of a design application	

Other fee (specify) \_\_\_\_\_

\*Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$ ) 40.00

## SUBMITTED BY

Name (Print/Type)	Jonathan M. Harris	Registration No. (Attorney/Agent)	44,144	Telephone	(713) 238-8000
Signature		Date	November 28, 2000		

## Complete (if applicable)

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

M:\C\1662\23400\PTO FEE TRANS 01

## Application Data Sheet

### INVENTOR INFORMATION

Inventor One Given Name:: Harish G.  
Family Name:: PATIL  
Name Suffix:  
Postal Address Line One:: 4 Egret Circle  
City:: Shrewsbury  
State/Province:: Massachusetts  
Country:: U.S.A.  
Postal or Zip Code:: 01545  
City of Residence:: Shrewsbury  
State/Province of Residence:: Massachusetts  
Country of Residence:: U.S.A.  
Citizenship:: India

Inventor Two Given Name:: Joel S.  
Family Name:: EMER  
Name Suffix:  
Postal Address Line One:: 20 Blackhorse Drive  
City:: Acton  
State/Province:: Massachusetts  
Country:: U.S.A.  
Postal or Zip Code:: 01720  
City of Residence:: Acton  
State/Province of Residence:: Massachusetts  
Country of Residence:: U.S.A.  
Citizenship:: U.S.A.

Inventor Three Given Name:: Stephen  
Family Name:: FELIX  
Name Suffix:  
Postal Address Line One:: 120 Upland Road, #3 Floor  
City:: Cambridge  
State/Province:: Massachusetts  
Country:: U.S.A.  
Postal or Zip Code:: 02140  
City of Residence:: Cambridge  
State/Province of Residence:: Massachusetts  
Country of Residence:: U.S.A.  
Citizenship:: U.K.

### CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 23505  
Name Line One:: Jonathan M. Harris  
Name Line Two:: CONLEY, ROSE & TAYON, P.C.  
Address Line One:: P.O. Box 3267  
Address Line Two:  
City:: Houston  
State or Province:: TX  
Postal or Zip Code:: 77253-3267  
Telephone:: 713-238-8000  
Fax:: 713-238-8008

Electronic Mail:: jharris@crtlaw.com

#### APPLICATION INFORMATION

Title Line One:: Branch Prediction Combining Static  
Title Line Two:: And Dynamic Prediction Techniques  
Total Drawings Sheets:: 2  
Formal Drawings:: NO  
Application Type:: Utility  
Docket Number:: 1662-23400JMH (PD99-2862)

#### REPRESENTATIVE INFORMATION

Representative Customer Number:: 23505  
Registration Number One:: 44,144  
Registration Number Two::

#### CONTINUITY INFORMATION

This application is a::  
>Application One::  
Filing Date::

**BRANCH PREDICTION COMBINING STATIC  
AND DYNAMIC PREDICTION TECHNIQUES**

5

**CROSS-REFERENCE TO RELATED APPLICATIONS**

Not applicable.

10

**STATEMENT REGARDING FEDERALLY SPONSORED  
RESEARCH OR DEVELOPMENT**

Not applicable.

**BACKGROUND OF THE INVENTION**

15

Field of the Invention

The present invention generally relates to a pipelined, superscalar microprocessor. More particularly, the invention relates to branch prediction in a pipelined microprocessor. Still more particularly, the invention relates to combining static and dynamic branch prediction techniques.

20

Background of the Invention

A microprocessor comprises the logic, typically a semiconductor device, which executes software. Microprocessors thus fetch software instructions from memory and executes them. Each instruction generally undergoes several stages of processing. For example, the instruction must be fetched and decoded to determine the type of instruction (add, multiply, memory write, etc.).

25

Then, the instruction is scheduled, executed and finally retired. Each stage of processing may take multiple clock cycles. It has been recognized that the next instruction to be executed by a

processor can be fetched and entered into the processor's pipeline before the previous instruction is retired. For example, while one instruction is being scheduled, the next instruction can be fetched and decoded. Moreover, as the pipeline increases in length, the processor can have more instructions at various stages of processing.

5           The instructions that a computer programmer writes to implement a particular software program includes a variety of different types of instructions. One type of instruction is generically referred to as a "conditional branch" instruction. This instruction includes a condition that is checked and can either be true or false. For example, the condition might be to check whether a certain error condition exists. The error condition either exists or not. If the error condition  
10           currently exists, the condition is true, otherwise the condition is false (*i.e.*, the condition does not exist). Consequently, one set of instructions is executed if the condition is true, and another set of instructions is executed if the condition is false.

          Each instruction is stored at a unique address in memory. Typically, if a conditional branch instruction checks a condition that turns out to be false, then program execution follows to the next  
15           instruction following the conditional branch instruction. If the condition is true, however, program execution generally jumps to a different instruction and the processor continues executing from that instruction. Thus, the branch is either "taken" or "not taken" depending on whether the condition is true or not. If the condition is true, the branch is taken and the processor's instruction pointer is reloaded with a different address from the branch instruction to continue execution. If  
20           the condition is false, the branch is not taken and the instruction pointer is simply incremented so that the processor continues execution with the instruction immediately following the conditional branch instruction.

In a pipelined architecture, instructions may be fetched to enter the pipeline before a previously fetched conditional branch instruction is actually executed. Accordingly, pipelined processors include branch prediction logic that predicts the outcome of branch instructions before the branch instructions are actually executed. The branch predictor logic thus predicts whether the branch is likely to be taken or not, and thus which instructions are to be fetched following the fetching of a conditional branch instruction. The branch predictor merely predicts the future outcome of the conditional branch instruction; the true outcome will not be accurately known until the branch instruction is actually executed. If the branch predictor turns out to have made the correct prediction, then instructions that must be executed are already in the pipeline. If the prediction turns out to have been inaccurate, then the incorrect instructions that had been fetched must be thrown out and the correct instructions fetched. Performance suffers on mispredictions and increases on correct predictions. Choosing a branch prediction scheme that results in correct predictions much more often than mispredictions will result in the performance increase gained from correct predictions outweighing the performance hit on mispredictions.

Many processors use "dynamic" branch prediction techniques which means that the predictions is made in real-time by the processor's branch predictor. Most dynamic branch predictors predict the future behavior of branches using their past behavior (*i.e.*, whether the branches had previously been actually taken or not). Simple branch prediction schemes use either the past behavior of the branch being predicted or the behavior of neighboring branches or combination of the two techniques.

Most simple branch predictors include a table of counters. The table typically includes multiple entries and each entry includes a prediction as to whether a conditional branch instruction will be taken or not. Once a conditional branch instruction is fetched, that instruction is used to

point to ("index") one of the entries in the table. Various branch prediction schemes differ in the way this table is indexed. On encountering a conditional branch instruction in program flow, the table of counters is indexed for the given branch. The most significant bit of the counter at the indexed entry is used as the prediction for the branch. The counter is updated ("trained") once the outcome of the branch is known. Multi-level branch predictors have multiple tables where the final prediction is determined after a series of lookups with each lookup using the outcome of the previous lookup as the index. Hybrid branch predictors combine two or more simple branch predictors. A "meta-predictor" or "chooser" is used to select among the predictions from the component predictors. The training of a hybrid predictor may involve updating all of the component predictors or only a subset of the component predictors. Further, the training may depend on whether the prediction was correct or incorrect.

Depending on the indexing scheme and the size of the table of counters in a simple branch predictor, multiple branches in a program may share the same entry in the table of counters. This phenomenon is commonly known as "aliasing" and various branches are said to "collide" with one another. If two colliding branches behave the same way, the collision may in fact be "constructive" as the two branches drive the shared counter value in the same direction resulting in correct predictions for both colliding branches. On the other hand, if the two colliding branches behave differently, they will try to push the shared counter in different directions causing an increased number of mispredictions. Unfortunately, it has been shown that collisions in dynamic branch predictors are more likely to be destructive than constructive. The preferred embodiment of the present invention advantageously reduces the likelihood of destructive collisions between branches.



There are several approaches, however, to reducing the destructive aliasing problem noted above. First, the number of entries in the predictor table can be increased possibly causing branches that would have collided to index to different entries in the table. Second, an indexing scheme can be chosen that best distributes the available counters among different combinations of branch address and history. Third, conditional branch instructions can be separated into different classes with each class using a different prediction scheme. As such, branches in two different classes cannot interfere with one another.

One approach that has been suggested with regard to the third approach is to use a static prediction technique for some conditional branches and a dynamic prediction technique for other branches. Static branch prediction uses the results of pre-run-time analysis of the software. Static prediction uses the knowledge of program structure or profiles from previous runs of a program to accurately predict the run-time outcome of branches. Certain types of conditional branch instructions fairly consistently have the same outcome (take the branch or do not take the branch). For example, conditional branches that check for error conditions generally result in the take or do not take outcome associated with there not being an error. By contrast, dynamic branch prediction is performed during run-time while the program is executing and is performed each time the branch instruction is fetched.

One variation on the idea of combining static and dynamic branch prediction schemes was suggested in a Ph.D. dissertation entitled "Static Methods in Branch Prediction" by Donald Lindsay, Department of Computer Science, University of Colorado, 1998. Lindsay proposed modifying conditional branch instructions to include information as to whether the processor should use its own dynamic prediction logic or use static prediction. If static prediction was dictated by the instruction, then the prediction itself was encoded into the branch instruction.

While theoretically adequate, Lindsay's approach may not be possible to implement in an existing processor architecture in which the conditional branch instructions have no extra bits in which to encode the dynamic or static prediction choice and, for static prediction, the prediction itself. Thus, an improvement to Lindsay's proposed combination of static and dynamic branch  
5 prediction is needed.

### BRIEF SUMMARY OF THE INVENTION

The problems noted above are solved in large part by a computer system having one or more processors. Each processor has a branch predictor which dynamically predicts each  
10 conditional branch instruction. Software written for the processors to execute includes static branch prediction instructions embedded in the software. Each branch prediction instruction includes a pair of predictor bits that corresponds to another instruction which may be a conditional branch instruction. The pair of bits encodes whether, assuming the corresponding instruction is a branch, the branch is predicted as taken or not taken. This information encoded in the branch  
15 prediction instruction overrides the dynamic branch predictor in the processor. If the corresponding instruction is not a branch or a static prediction is not desired, the pair of bits is encoded to instruct the processor not to use static prediction for the corresponding instruction.

The processor also includes fetch logic which fetches instructions. The static branch prediction instruction identifies itself to the processor by including a predetermined register  
20 identifier that corresponds to an unwriteable register in the processor. The fetch unit examines the fetched instructions for that predetermined value to identify the static branch prediction instructions.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a detailed description of the preferred embodiments of the invention, reference will now be made to the accompanying drawings in which:

Figure 1 shows a block diagram of a processor constructed in accordance with the preferred  
5 embodiment of the invention; and

Figure 2 shows a preferred embodiment of the invention whereby an instruction is dedicated to indicate, for each conditional branch in a group of instructions, whether each conditional branch is predicted taken, predicted not taken or whether the processor's branch prediction logic should be used to predict the branch.

## NOTATION AND NOMENCLATURE

Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, computer companies may refer to a component by different names. This document does not intend to distinguish between components  
10 that differ in name but not function. In the following discussion and in the claims, the terms "including" and "comprising" are used in an open-ended fashion, and thus should be interpreted to mean "including, but not limited to...". Also, the term "couple" or "couples" is intended to mean  
15 either an indirect or direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical  
20 connection via other devices and connections.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 1, in accordance with the preferred embodiment of the invention, processor 100 generally comprises a fetch unit 101, a branch predictor 102, a multiplexer 104, an instruction cache 106, a register map 108, an issue queue 110, a register file 112, an execution unit 114, an L1 cache 16, an L2 cache 118, a victim buffer 120 and a miss address file 122. Other components (not specifically shown) or different components can be provided as desired. Further, one or more of the components shown in Figure 1 can be implemented as a plurality of such components. For example, there may be more than one branch predictor 102, register map 108, issue queue 110, register file 112, execution unit 114, victim buffer 120 and miss address file 122. Additional such components may be provided to permit concurrent processing of multiple instructions through the processor. Further, a set of components 108-114 can be provided to process integer-type instructions and another set to process floating point-type instructions.

In general, the fetch unit 101 in the processor 100 fetches instructions from an external memory (not shown) and stores the fetched instructions into the instruction cache 106 which may provide, for example, 64 KB of storage. Further, the fetch unit 101 preferably contains decode logic (not specifically shown) to at least partially decode each instruction. This partial decoding function will be discussed below with regard to Figure 2.

Instructions are then retrieved from the instruction cache 106 and provided to the register map 108. The register map 108 generally contains logic that forwards instructions to the issue queue 110. The register map 108 also preferably performs several other functions. For instance, the register map 108 eliminates register write-after-read and write-after-write data dependency while preserving true read-after-write data dependencies. This permits instructions to be dynamically rescheduled. Also, the register map 108 permits the processor 100 to speculatively

execute instructions before the control flow previous to those instructions is resolved. The logic in the register map 108 preferably translates each instruction's operand register specifiers from the virtual register numbers in the instruction to the physical register numbers that hold the corresponding architecturally-correct values. The logic also renames each instruction destination register specifier from the virtual number in the instruction to a physical register number chosen from a list of free physical registers, and updates the register maps.

The issue queue 110 receives instructions from the register map 108. The issue queue preferably has storage capacity for a suitable number of instructions per clock cycle. Instructions stored in the issue queue are kept there until they are ready to be further processed.

The register file 112 preferably contains storage for the processor's registers, results written by instructions that have not yet been retired, and other information as desired. The execution unit 114 comprises at least one execution unit, but preferably more than one for increased performance. Each execution unit executes one or more instructions.

The L1 cache 116 preferably is a data cache memory and ensures architecturally correct behavior for load and store instructions. The L1 cache may be, for example, a 64-KB virtually-addressed, multi-way, set-associative cache. If the target data for an instruction is currently in the L1 cache, the requested data is retrieved from the L1 cache. If the requested data is not in the L1 cache, the L2 cache 118 is examined to determine if the data is located therein. The L2 cache preferably has a larger storage capacity than the L1 cache. The victim buffer 120 is used if a cache block must be evicted from the L1 cache to make room for a new cache block. The miss address file buffer 122 preferably hold addresses of L1 cache misses.

The branch predictor 108 is used with regard to branch instructions. A branch instruction requires program execution either to continue with the instruction immediately following the

branch instruction if a certain condition is met, or branch to a different instruction if the particular condition is not met. Accordingly, the outcome of a branch instruction is not known with 100% certainty until the instruction is executed. In a pipelined architecture, a branch instruction (or any instruction for that matter) may not be executed for at least several, and perhaps many, clock cycles after the processor 100 fetches the branch instruction. In order to keep the pipeline full, which is desirable for efficient operation, the processor includes branch prediction logic 102 that predicts the outcome of a branch instruction before it is actually executed (also referred to as “speculating”). The branch prediction logic 102 may predict the branch as either “taken” or “not taken.” “Predict taken” means that the corresponding branch instruction will likely be taken when executed and the processor should begin fetching the instructions from the branch target. “Predict not taken” means that the branch instruction likely will not be taken and the processor should continue fetching instructions beginning with the instruction immediately following the branch instruction. The branch predictor 102, which receives instruction addresses from a queue (not shown), preferably bases its speculation on short and long-term history of prior instruction branches. As such, by using branch prediction logic, the processor’s instruction fetching operation can speculate the outcome of a branch instruction before it is actually executed. The speculation, however, may or may not turn out to be accurate. That is, the branch predictor logic may guess wrong regarding the direction of program execution following a branch instruction. If the speculation proves to have been accurate, which is determined when the processor executes the branch instruction, then the next instructions to be executed have already been fetched and are working their way through the pipeline.

If, however, the branch speculation performed by the branch predictor 102 turns out to have been the wrong prediction (referred to as “misprediction” or “misspeculation”), many or all of

the instructions behind the branch instruction may have to be flushed from the pipeline (*i.e.*, not executed) because of the incorrect fork taken after the branch instruction. Branch predictor 102 uses any suitable branch prediction algorithm, however, that results in correct speculations more often than misspeculations. The branch prediction algorithm should be such that the overall performance of the processor is better (even in the face of some misspeculations) than if speculation was turned off completely.

The branch predictor operatively couples to the multiplexer 104 via information line 103. Information line 103 generally includes branch prediction information generated by branch predictor 102. Similarly, the instruction cache 106 couples by way of a "next line address" 105 to the multiplexer 104. The next line address 105 includes the address of the next line of instructions in the instructions cache. Under control by control logic (not specifically shown), the multiplexer 104 selects either the branch prediction information on line 103 or the next line address 105 as the output pointer 107 which is provided back to the instruction cache 106 via the fetch unit 101. The pointer 107 represents the address of the location in the instruction cache 106 from which instructions are to be retrieved and provided to the register map 108. As such, the instructions may either be branch predicted instructions dynamically determined by the branch predictor 102 or, as explained below, statically determined by the instructions themselves or simply the next sequential series of instructions in program order.

In addition to the hardware-based branch prediction logic 102 included within processor 100, the preferred embodiment of the invention uses a second branch prediction technique. This second branch prediction technique is embodied in the software instructions themselves. This technique was referred to above as "static" prediction. In general, the software program being executed by processor 100 has encoded within it branch prediction information regarding one or

more of the software branch instructions. This software-encoded information informs the processor 100 whether the branch instruction associated with the encoded information is predicted as taken or not taken. That is, the software includes information that tells the processor either to:

- ignore the processor's hardware branch predictor 102 and predict the branch instruction  
5 as taken or not taken; or
- use the taken/not taken prediction made by the branch predictor 102

As such, the software encoded branch prediction information represents an override to the processor's hardware branch predictor. This static prediction technique is advantageous for various types of conditional branch instructions (*e.g.*, branch instructions that check for error  
10 conditions) for which the outcome is usually the same (either taken or not taken).

The static prediction scheme discussed herein is different than the static prediction described above with regard to Lindsay's Ph.D. dissertation which encoded the static prediction information in the conditional branch instruction itself. Although Lindsay's proposal is theoretically sound, the disadvantage of Lindsay's proposed technique is that it is impractical to  
15 implement with an existing instruction set the processor manufacturer prefers not to or cannot modify.

Instead, in accordance with the preferred embodiment of the invention, static branch prediction preferably is implemented in an instruction that is not the conditional branch instruction. For purposes of this disclosure, the instruction that includes the static branch information is  
20 referred to as the "static branch prediction instruction." As is explained below, the static branch prediction instruction includes various bits that statically predict as either taken or not taken one or more associated conditional branch instructions. Other information, however, can be included in the static branch prediction instruction if desired and thus the name, "static branch prediction



instruction,” should not be taken to imply that the instruction only includes branch prediction information.

Referring now to Figure 2, one suitable technique for implementing the static branch prediction instruction in accordance with the preferred embodiment is shown. Each rectangular block 201-208 represents an executable software instruction in a program 200. There may be instructions preceding instruction 201 and other instructions that follow instruction 208. Instructions 201-207 represents any type of instructions such as conditional branch instructions, load instructions, store instructions, add instructions, multiply instructions, etc. Instruction 208 represents the static branch prediction instruction noted above. Preferably, the program 200 includes one static branch prediction instruction 208 for every group of seven instructions that includes a conditional branch instruction. Alternatively, the program 200 can include one static branch prediction instruction 208 for every  $n$  instructions where  $n$  is more or less than 7.

One suitable implementation of a software static branch prediction instruction may have the form of or be represented by a load instruction such as:

LDA R31, <prediction information>

The preceding instruction loads the <prediction information> value into an internal processor register called R31. In accordance with the preferred embodiment of the invention, however, R31 is a register identifier that does correspond to unwriteable architectural register internal to the processor. The destination register R31 identifies the instruction as a static branch prediction instruction to the processor. The fetch unit 101 and in particular the decode logic identified previously in the fetch unit, pre-decodes each instruction fetched and examines the instructions for the R31 value. Once the fetch unit 101 finds a load instruction having R31 as the destination register, the fetch unit determines the instruction to be a software static branch prediction

instruction. The <prediction information> field of the instruction includes static prediction information regarding one or more conditional branch instructions in a group (e.g., 7) of instructions associated with the prediction instruction as shown in Figure 2. The processor preferably does not load a register with the prediction information bits, but rather extracts the prediction information bits to be used for branch prediction, as explained below.

Referring still to Figure 2, static branch prediction instruction 208 includes 16 bits of prediction information as shown, and may have other bits of information that are not shown, but that are unrelated to the branch predictions. The 16 branch prediction bits are grouped in pairs of two bits. Each pair of branch prediction bits provides a prediction for a corresponding instruction 201-208. Thus, as shown, the first two pairs of bits provides the static prediction for instruction 201. The second pair of bits provides the static prediction for the instruction 202, and so on. As shown, only seven pairs (i.e., 14 bits) are used to provide the relevant static prediction information for the seven instructions 201-207. The remaining pair of bits 209 can be used for other purposes or be ignored.

In accordance with the preferred embodiment of the invention, each pair of static prediction bits in the static branch prediction instruction 208 is encoded as follows:

**Table 1. Encoding of Static Prediction Bits**

Static Prediction Bits	Prediction
00	Do not use static prediction
01	Do not use static prediction
10	Use static prediction and predict taken
11	Use static prediction and predict not taken

As shown in Table 1, if the pair of static prediction bits is "00" or "01," then no static branch prediction is to be used for the corresponding instruction. This situation is used in several situations. For instance, the instruction corresponding to the pair of static branch prediction bits encoded as 00 or 01 may simply not be a conditional branch instruction, and if that is the case, then

branch prediction is not applicable. Further, the prediction bits can be encoded not to use static prediction even for corresponding instructions that are conditional branches. In this case, the processor 100 uses the prediction supplied by the processor's hardware branch predictor 102. This may be desirable for various reasons. For example, certain types of conditional branch instructions  
5 may be difficult to statically predict. For instance, conditional branch instructions in which the branch is both taken and not taken with relatively high frequency are difficult to statically predict. Thus, rather than statically predicting those types of instructions, it may be desired to permit the processor's internal hardware branch predictor 102 (Figure 1) to predict the branch.

Static branch prediction bits encoded as "10" signify to the processor 100 that the  
10 corresponding branch instruction is to be predicted taken. In this case, the processor 100 ignores the branch predictor 102 and, instead, begins fetching instructions from the branch specified in the corresponding branch instruction itself.

Finally, static branch prediction bits encoded as "11" signify to the processor 100 that the  
15 corresponding branch instruction is to be predicted as not taken. In this case, the processor again ignores the prediction supplied by the processor's branch predictor 102 and continues fetching instructions beginning with the instructions following the corresponding conditional branch instruction.

In further accordance with the preferred embodiment of the invention, the processor 100 maintains a log of the branch history in the branch predictor 102. This log is used by the dynamic  
20 branch predictor to compute the index into its internal table. Preferably, the outcomes of both the statically and dynamically predicted branches are added to this log. By maintaining a history log of the statically predicted branch as well, the processor's hardware branch predictor 102 may be able to more successfully perform dynamic branch prediction.

The above discussion is meant to be illustrative of the principles and various embodiments of the present invention. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

## CLAIMS

What is claimed is:

- 1 1. A computer system, comprising:  
2 a processor which includes a hardware branch predictor; and  
3 a program of software instructions executed by said processor, said software instructions  
4 including conditional branch instructions and separate static branch prediction instructions;  
5 said static branch prediction instructions include static branch prediction bits which  
6 correspond to conditional branch instructions.
- 1 2. The computer system of claim 1, wherein said program includes one static branch  
2 prediction instruction for each group of n other instructions.
- 1 3. The computer system of claim 2, wherein n is 7.
- 1 4. The computer system of claim 2, wherein said static branch prediction bits included in a  
2 static branch prediction instruction include pairs of prediction bits, each pair providing prediction  
3 information for a separate instruction in said group of n other instructions.
- 1 5. The computer system of claim 4 wherein said prediction information includes a member  
2 selected from the group consisting of: do not use static prediction, predict taken, and predict not  
3 taken.

6. The computer system of claim 4 wherein each pair of prediction bits corresponds to another instruction and each pair of prediction bits is encoded as: 00 and 01 mean do not use static prediction, 10 means predict taken and 11 means predict not taken.

7. The computer system of claim 1 wherein said static branch prediction bits include static branch prediction information that includes encoded information directing the processor to ignore the predictions supplied by the hardware branch predictor.

8. The computer system of claim 1 wherein said hardware branch predictor includes a log in which the results of all executed conditional branch instructions are stored.

9. A processor, comprising:  
fetch logic that fetches program instructions from a source external to said processor;  
a dynamic branch predictor coupled to said fetch logic, said dynamic branch predictor supplies predictions regarding conditional branch instructions to said fetch logic;  
an instruction queue coupled to said dynamic predictor, said fetch logic storing fetched instructions in said instruction; and  
an execution unit coupled to said instruction queue and executing instructions provided from said instruction queue;  
said fetch logic examines fetched instructions for a predetermined register identifier that identifies that instruction as a static branch prediction instruction that provides static branch prediction information about other fetched instructions.

1 10. The processor of claim 9, wherein said program instructions include one static branch  
2 prediction instruction for each group of n other instructions.

1 11. The processor of claim 10, wherein n is 7.

1 12. The computer system of claim 10, wherein said static branch prediction bits included in a  
2 static branch prediction instruction include a plurality of pairs of prediction bits, each pair  
3 providing prediction information for a separate instruction in said group of n other instructions.

1 13. The processor of claim 12 wherein said prediction information includes a member selected  
2 from the group consisting of: do not use static prediction, predict taken, and predict not taken.

1 14. The processor of claim 12 wherein each pair of prediction bits corresponds to another  
2 instruction and each pair of prediction bits is encoded by said fetch logic as: 00 and 01 mean do not  
3 use static prediction, 10 means predict taken and 11 means predict not taken.

1 15. The processor of claim 9 wherein said static branch prediction instruction includes branch  
2 prediction bits which encodes information directing said fetch logic to ignore the predictions  
3 supplied by the dynamic branch predictor.

1 16. The processor of claim 9 wherein said dynamic branch predictor includes a log in which  
2 the results of all executed conditional branch instructions are stored.

1 17. The processor of claim 9 wherein said predetermined identifier comprises a register  
2 identifier.

1 18. A method of predicting the outcome of conditional branch instructions, comprising:

2 (a) including a static branch predictor software instruction in a program, said branch  
3 prediction software instruction including branch prediction information pertaining to other  
4 instructions in the program;

5 (b) fetching said branch prediction software instructions;

6 (c) decoding said branch prediction software instructions to determine if said decoded  
7 instruction is a branch prediction software instruction; and

8 (d) if said decoded instruction is a branch prediction software instruction, then using  
9 said branch prediction information for branch prediction.

1 19. The method of claim 18 wherein (a) comprises including a branch prediction software  
2 instruction corresponding to a predetermined group of other instructions.

1 20. The method of claim 19 wherein said group includes 7 instructions.

1 21. The method of claim 18 wherein said branch prediction information includes pairs of bits,  
2 each pair corresponding to one of said other instructions.




1 22. The method of claim 21 further including decoding said pairs of bits to determine whether,  
2 for said other instruction corresponding to said pair, said other instruction is predicted taken,  
3 predicted not taken or no static branch prediction is provided.

## ABSTRACT

The problems noted above are solved in large part by a computer system having one or more processors. Each processor has a branch predictor which dynamically predicts each conditional branch instruction. Software written for the processors to execute includes static  
5 branch prediction instructions embedded in the software. Each branch prediction instruction includes a pair of predictor bits that corresponds to another instruction which may be a conditional branch instruction. The pair of bits encodes whether, assuming the corresponding instruction is a branch, the branch is predicted as taken or not taken. This information encoded in the branch prediction instruction overrides the dynamic branch predictor in the processor. If the  
10 corresponding instruction is not a branch or a static prediction is not desired, the pair of bits is encoded to instruct the processor not to use static prediction for the corresponding instruction.

The processor also includes fetch logic which fetches instructions. The static branch prediction instruction identifies itself to the processor by including a predetermined register identifier that does not correspond to a register in the processor. The fetch unit examines the  
15 fetched instructions for that predetermined value to identify the static branch prediction instructions.






FIG. 2

## DECLARATION

SOLE/JOINT INVENTOR  
ORIGINAL/SUBSTITUTE/CIP

As a below named inventor, I hereby declare that: my residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: "BRANCH PREDICTION COMBINING STATIC AND DYNAMIC PREDICTION TECHNIQUES", as described in the specification attached.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application; that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representative or assigns more than twelve months prior to this application; and that I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations § 1.56(a). Such information is material when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or  
(2) it refutes, or is inconsistent with, a position the applicant has taken or may take in:

- (i) opposing an argument of unpatentability relied on by the Office, or  
(ii) asserting an argument of patentability.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificates listed below and have also identified below any foreign application(s) having a filing date before that of the application(s) on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 USC 119
			<input type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under Title 35 United States Code § 120 of any United States application(s) listed below and, insofar as any subject matter of any claim of this application is not disclosed in the prior United States Application, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations § 1.56(a) which occurred between the filing date of the prior application and the national PCT international filing date of this application:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR <b>Harish G. PATIL</b>	INVENTOR'S SIGNATURE <i>Harish G. Patil</i>	DATE 11/21/2000
RESIDENCE <b>4 Egret Circle, Shrewsbury, Massachusetts, 01545</b>		CITIZENSHIP <b>India</b>
POST OFFICE ADDRESS <b>SAME AS ABOVE</b>		
FULL NAME OF SECOND JOINT INVENTOR <b>Joel S. EMER</b>	INVENTOR'S SIGNATURE <i>Joel S. Emer</i>	DATE 11/21/2000
RESIDENCE <b>20 Blackhorse Drive, Acton, Massachusetts, 01720</b>		CITIZENSHIP <b>U.S.A.</b>
POST OFFICE ADDRESS <b>SAME AS ABOVE</b>		
FULL NAME OF THIRD JOINT INVENTOR <b>Stephen FELIX</b>	INVENTOR'S SIGNATURE <i>Stephen Felix</i>	DATE 11/21/2000
RESIDENCE <b>120 Upland Road, #3 Floor, Cambridge, Massachusetts, 02140</b>		CITIZENSHIP <b>United Kingdom</b>
POST OFFICE ADDRESS <b>SAME AS ABOVE</b>		